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We present a discrete-time second-order multibit sigma-delta ADC that filters and decimates by two the input data samples. At
the same time it provides gain control function in its input sampling stage. A 4-tap FIR switched capacitor (SC) architecture was
chosen for antialiasing filtering. The decimation-by-two function is realized using divided-by-two clock signals in the antialiasing
filter. Antialiasing, gain control, and sampling functions are merged in the sampling network using SC techniques. This compact
architecture allows operating the preceding blocks at twice the ADC’s clock frequency, thus improving the noise performance of
the wireless receiver channel and relaxing settling requirements of the analog building blocks. The presented approach has been
validated and incorporated in a commercial single-chip Bluetooth radio realized in a 1.5 V 130 nm digital CMOS process. The
measured antialiasing filtering shows better than 75 dB suppression at the folding frequency band edge. A 67 dB dynamic range
was measured with a sampling frequency of 37.5MHz.
Copyright © 2006 Jinseok Koh et al. This is an open access article distributed under the Creative Commons Attribution License,
which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
1. INTRODUCTION
Discrete-time analog signal processing approaches for Blue-
tooth wireless receivers have been proposed and successfully
implemented [1, 2]. These receivers employ a discrete-time
architecture in which the RF signal is directly sampled and
filtered using analog and digital signal processing techniques.
Although sampling close to the front-end may render the
receiver architecture more susceptible to noise folding and
clock jitter eﬀects, it also provides significant advantages that
make this technique very attractive.
From the RF wireless system point of view, integrating
analog building blocks and digital baseband circuits on the
same chip helps to reduce area and power consumption, thus
driving down the total system cost. Advanced digital CMOS
technology provides very high-speed switching devices, thus
allowing discrete-time circuits to be clocked at very high
rates. Additionally, it is well known that these digital CMOS
processes show component matching as good as or even bet-
ter than traditional analog processes, even though absolute
component value may present big spread over process cor-
ners.
The approach shown in Figure 1 [1, 2] takes advantage
of this system and CMOS process characteristics by directly
sampling the RF signal after the LNA and subsequent pro-
cessing that exploits the precise capacitance ratios that set
the filtering coeﬃcients. Total noise due to folding can be
minimized by sampling at a very high rate compared to the
input signal bandwidth. This is achieved in the direct sam-
pling mixer (DSM) which samples the RF signal at RF carrier
rate, while down-converting and integrating it in a sampling
capacitor. In order to realize the direct sampling, the DSM
clocking frequency must be kept high at RF, while, at the
same time, the ADC data rate should be kept low in order to
reduce power dissipation and to allow for suﬃcient settling
time to the input signal. Thus, an ADC that provides data
rate conversion and signal amplification in the input sam-
pling stage becomes very advantageous. Figure 2 represents a
basic idea for this approach.
In this paper, we present such an approach, which has
been implemented and verified in a 130 nm digital CMOS
process. The organization of this paper is as follows. Section
2 presents the receiver architecture. The sigma-delta ADC de-
sign and the proposed built-in antialiasing filter merged into
sampling network are described in Section 3. Measurements
and implementation are presented in Section 4. Performance
summary and conclusions are covered in Section 5.
2. RECEIVER ARCHITECTURE
The amount of interferer filtering performed in the front-
end establishes the ADC dynamic range (DR) specification
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Figure 2: Typical building blocks for what would be required for















Figure 3: Proposed sigma-delta ADC architecture.
to a minimum of 60 dB. In [3, 4], it was shown that a 5-
level second-order sigma-delta ADC can achieve this DR at
a Fs = 37.5MHz sampling frequency while maintaining a
low power dissipation. The block diagram in Figure 3 shows
the 3-bit sigma-delta architecture with the built-in antialias-
ing filter. This multibit architecture relaxes the first integra-
tor’s amplifier requirements, thanks to the reduced signal
changes at the amplifier’s output when compared to a single-
bit sigma-delta ADC. Also, the required full signal swing at
this node is reduced, resulting in a relaxed settling time and
slew rate specifications. This also results in area and power
savings, since a single-stage low-voltage and low-power am-
plifier can be used for the implementation.
Two issues need to be carefully considered for the ADC
system design. First, since decimation causes noise folding,
an antialiasing filter is required. This filter is implemented
using an FIR switched capacitor structure. Second, from the
Bluetooth system requirements, there is a need for an au-
tomatic gain control (AGC) function. Providing some gain
control at the input of the ADC helps distributing the AGC
function between the ADC and the intermediate frequency
amplifier (IFA), thus relaxing the IFA specification and opti-
mizing power consumption.
A hypothetical conventional solution, as shown in Figure
2 would require an isolation buﬀer between the FIR filter and
the ADC input sampling stage in order to avoid charge shar-
ing between the two switched capacitor blocks. This buﬀer
would also provide the required AGC functionality. How-
ever, this amplifying stage would have very demanding set-
tling time requirements to reduce the error at the sampling
instant in the ADC input stage. In addition, it would increase
area and power consumption.
The FIR filtering, decimation-by-two, and gain control
functions are all implemented in the sampling network at
the input of the ADC. As shown in Figure 3, combining
these functions in a single sampling structure optimizes area,
power, and complexity.
3. SIGMA-DELTA ADC DESIGN
3.1. FIR antialiasing filter and decimation
The diagram in Figure 4 shows a switched capacitor imple-
mentation of the sampling network, but, for the sake of clar-
ity at this point, it does not include the gain control func-
tion. Since the supply voltage is 1.58 V, that is, above 1.4 V
of the nominal supply to ensure good transconductance, all
switches are realized as regular NMOS devices with nomi-
nal VT = 600mV. The key role of the FIR filter is to provide
enough noise suppression around Fs/2. The signal at the in-
put of the ADC is naturally band-limited to 75MHz by the
preceding circuits. The ADC works at half that frequency. A
4-tap charge-domain FIR filter is implemented to attenuate
the input signal noise around 37.5MHz. The FIR order was
determined by system level simulations. The FIR filter diﬀer-
ence equation is given by
CM · y[n] = C0 · x[n] + C1 · x[n− 1]
+ C2 · x[n− 2] + C3 · x[n− 3],
(1)
where coeﬃcientsC0,C1,C2, andC3 are 1, 3, 3, and 1, respec-
tively, which can be easily implemented as capacitor ratios.
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Figure 5: Output power spectrum density for FIR filter with white
noise input.
The plot in Figure 5 shows the FIR output power spectral
density with white noise applied as input. Matlab simulations
indicate that more than 80 dB attenuations can be achieved
at the folding frequency band edge (36.5MHz, since 1MHz
is the signal bandwidth).
Capacitor mismatches in the FIR filter can possibly cause
distortion and unwanted modulation. In order to reduce this
eﬀect, dynamic element matching techniques can be em-
ployed with additional switched capacitor circuits. However,
these extra circuits increase area. Another way to minimize
this eﬀect is to use bigger unit capacitance which has gener-
ally better matching. Thanks to the good matching property










Figure 6: Control signals for the FIR filter.
without dramatically increasing unit capacitance. Based on
behavioral-level simulations, the minimum allowable capac-
itance value was chosen. Six-phase clock signals are utilized
to realize both the FIR filter and the decimation functions.
On P1 phase, the input signal is sampled in Cp2 and 3Cp1,
on P2 phase, it is sampled in Cp2, and 3Cp2, and on Pi phase,
the input is sampled into Cpi and 3Cpi, with i = 1, . . . , 6. Af-
ter P6, the process is repeated back from P1 phase. On I1
integrating phase, charge in capacitors Cp2, 3Cp3, 3Cp4, and
Cp5 is dumped into the integrating capacitor CM . As shown
in the timing diagram in Figure 6, integration occurs in P1,
P3, and P5 phases only (with corresponding signal names I1,
I2, and I3). Since there could be no integration for P2, P4,
or P6 phases, decimation-by-2 operation is achieved. To in-
crease the time available for integrator settling, integrating
control signals’ I1, I2, and I3 duty cycle is extended as shown
in Figure 6.
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Figure 8: Noise analysis.
3.2. Gain control
Figure 7 shows how the two-step (0 dB and 14 dB, derived
from the Bluetooth RX system specifications) gain control
function is implemented using switched capacitor circuits.
When the switch HG turns on, the 14 dB gain mode is ac-
tivated. When the 0 dB mode is activated, switch LG turns
on instead of switch HG. The total gain is simply defined
by the ratio between the sampling and the integrating ca-
pacitors. This function is implemented in the FIR sampling
block by adding the high-gain-mode switched capacitor in
parallel with each of the capacitors in Figure 4. An alterna-
tive of adding the capacitance in the amplifier feedback is
not the best choice since it would change the amplifier gain-
bandwidth (GBW) product. The load capacitance at the IFA
output is an important design parameter, since it aﬀects the
GBW product as well as the slew rate of the amplifier. There-
fore, both gain modes should provide the same load condi-
tion to the IFA output. As shown in Figure 7, the capacitance
seen at the input port is kept constant for both gain modes.
In order to minimize the sampling error due to charge in-
jection and clock feed-through from the switches, transistor














Figure 9: Folded cascode amplifier.
noise analysis for the proposed ADC. Quantization noise is
a dominant noise contributor for this application due to the
low oversampling ratio (OSR), making kT/C noise less of an
issue. Therefore, the unit capacitance element in the FIR fil-
ter is selected based mainly on the eﬀect of mismatch on the
ADC performance.
3.3. Amplifier, comparator, and DAC
A folded cascode fully diﬀerential amplifier with a switched
capacitor common mode feedback is used [5]. Amplifier
noise is optimized on the basis of power consumption and
area. However, as in the case of kT/C noise, noise from the
amplifier is not very critical due to the high in-band quanti-
zation noise. Therefore slew rate, GBW, and output dynamic
range became the most critical design parameters. Since the
sigma-delta ADC has to work in the same substrate as the
digital core, digital circuit noise coupling through the sub-
strate and supply rails was carefully considered as an impor-
tant design and layout parameter. Layout considerations are
also very critical, since any componentmismatch could result
in degradation of common-mode noise rejection and cancel-
lation. Also, great care was taken to provide enough guard
ringing and supply decoupling. The final amplifier configu-
ration is shown in Figure 9, which does not include the com-
mon mode feedback or the bias circuits.
A five-level quantizer is implemented using four compa-
rators to build a flash ADC. The flash ADC utilizes switched
capacitor subtraction in order to generate four diﬀerent
threshold voltages. The simplified comparator circuits for
one of the flash’s four stages, including subtraction circuits,
are depicted in Figure 10.
The 5-level (+2, +1, 0,−1,−2) DAC is implemented us-
ing four switched capacitor elements that keep constant the
capacitor loading at the input of the amplifier, independently































































Figure 11: Transfer functions.
of the quantizer output. Two DAC elements could have been
used for a 5-level DAC realization, but the load capacitance
would be diﬀerent for the case when quantizer output is +1
or −1 versus the case when it is +2, 0, and −2. In order to
suppress nonlinearities generated in the 5-level switched ca-
pacitor DAC, the individual level averaging (ILA) algorithm
is used [3, 6]. Any possible distortion from the capacitor mis-
match in the 5-level DAC is translated into gain error by the
ILA algorithm. This phenomenon is depicted in Figure 11.
Two worst-case mismatch conditions were chosen and veri-
fied in behavioral and SPICE simulations. Figure 11(a) shows
the 5-level DAC transfer function by using two worst-case
mismatch conditions. Figure 11(b) shows a DAC transfer
function when ILA is used to liberalize the DAC transfer
function. In order to visualize the eﬀect from capacitor mis-
match clearly, unrealistic matching numbers were used to
generate the plot in Figure 11.
4. EXPERIMENTAL RESULTS
The 3-bit sigma-delta ADC output was captured using a
high-frequency DSP-based data acquisition system. The dy-
namic performance was obtained by post-processing the cap-
tured data through an FFT and computing various perfor-
mance numbers. Figure 12 is the measured FIR filter re-
sponse with a −6 dBFS input sinusoidal signal applied to the
ADC at frequency steps of 1MHz from 1MHz to 30MHz.
The measurement results are well matched to the theoreti-
cal curve of the FIR antialiasing filter, as can be seen in the
plot. The gain of the filter response is slightly less than the
theoretical number due to the gain error induced from non-
idealities in the integrator, reference buﬀer, and SC DAC.
The power spectral density plot in Figure 13 shows the sys-
tem performance when two signals (0 dB at 37MHz and
−6 dB at 275 kHz) are applied together. By sampling theory,
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Figure 13: Spectrum of the captured output.
this should cause a folding signal at 500 kHz (37.5MHz (Fs)
−37MHz), but as the figure shows, it is filtered and attenu-
ated below the quantization noise floor.
The interferers in communication systems need to be
carefully taken into account especially in cases where sys-
tem nonlinearities may create intermodulation. Due to ADC
nonlinearities, an interferer can be folded into the Bluetooth
signal bandwidth by means of intermodulation. Figure 14
shows the measured FFT plot for an intermodulation test.
Two −8 dBFS sinusoidal signals at 1MHz (F1) and 2.2MHz
(F2) are applied. A −80 dBc IM3 signal appears at 200 kHz.
The measured IM3 satisfies and exceeds the system require-
ments. Figure 15 shows the measured SNDR versus input
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Figure 15: Measured SNDR versus input power.
peak SNDR is 60 dB for an input 4 dB from full scale with a
1MHz bandwidth, where the full scale is defined as twice the
reference voltage. Table 1 shows the performance summary
of the implemented ADC. Die photo for the dual channel
implementation is shown in Figure 16.
5. CONCLUSION
A discrete-time second-order 5-level sigma-delta ADC has
been successfully implemented and characterized in a 1.5 V
130 nm digital CMOS technology. The built-in antialiasing
filter and a two-step gain control are merged into the sam-
pling network. The decimation-by-two function relaxes the
settling requirements of the amplifier. The two-step gain
control increases the overall dynamic range and also relaxes
the automatic gain control burden in the Bluetooth system
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Table 1: Performance summary.
Technology 130 nm digital CMOS
Sampling frequency 37.5 MHz
Signal bandwidth 1 MHz
Peak SNDR (0 dB gain option) 60 dB
Peak SNDR (14 dB gain option) 57 dB
Dynamic range 67 dB
Overall dynamic range 77 dB
Input range 1.4 Vpp (diﬀ)
Supply voltage 1.58 V
Power consumption 1.6 mW




Figure 16: Micrograph of the dual channel ADC.
implementation. Since the quantization noise is the domi-
nant factor due to the low oversampling ratio and the kT/C
noise and amplifier noise are not critical, the power con-
sumption in the ADC system was optimized, which resulted
in saving area and current consumption. The total area in-
cluding the switched capacitor sampling network is 0.2mm2
per ADC channel. The consumed power is 1.6mW per chan-
nel at a 1.58 V supply. The achieved dynamic performance
fully satisfies the system requirements for a Bluetooth re-
ceiver. The presented architecture can be easily extended to
higher decimation ratios and better gain control resolution,
while the FIR filter can be easily adjusted for diﬀerent modes
or system requirements.
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